Family

Loading Family data...

• 15 United States
• 10 France
• 8 Japan
• 7 China
• 5 Korea
• 2 Other

Patent Owner(s)

Patent Owner	Address
INTEL CORPORATION	2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

• H02H:EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS

• [Classification Symbol]

• [Patents Count]

Inventor(s)

Inventor Name	Address	# of filed Patents	Total Citations
Abdulla, Mostafa Naguib	Rancho Cordova , US	26	210
Christensen, Gregory V	Lehi , US	1	4
Cui, Ming Dong	Shanghai , CN	1	4
He, Jiangqi	Gilbert , US	74	1168
Lu, Daoqiang	Chandler , US	127	2004
Tang, Jiamiao	Shanghai , CN	13	471
Zeng, Xiang Yin	Shanghai , CN	29	452

Cited Art Landscape

Load Citation

• No Cited Art to Display

Loading Cited Art Landscape...

Patent Citation Ranking

Forward Cite Landscape

Load Citation

• No Forward Cites to Display

Loading Forward Cite Landscape...

Maintenance Fees

Fee	Large entity fee	small entity fee	micro entity fee	due date

Fee	Large entity fee	small entity fee	micro entity fee
Surcharge after expiration - Late payment is unavoidable	$700.00	$350.00	$175.00
Surcharge after expiration - Late payment is unintentional	$1,640.00	$820.00	$410.00

DATE PUBLISHED	PUBLICATION/PATENT NO.	PUBLICATION TYPE
May 19, 2009	US,7535689,B2   US7535689B2	GRANTED PATENT AS SECOND PUBLICATION
December 25, 2008	US,20080316662,A1   US20080316662A1	FIRST PUBLISHED PATENT APPLICATION

Full Text

US Patent Application No: 2008/0316,662

Reducing input capacitance for high speed integrated circuits

---

 

Legal Events